FPGA Developer FPGA Design Engineer

FPGA Developer / FPGA Design Engineer (4G/5G Radio – Datapath / RU FPGA Design)

• FPGA Design Engineer with strong Datapath-side Radio Unit (RU) FPGA development experience.
• Hands-on DSP (Digital Signal Processing) expertise including FFT, Beamforming, and Digital Filter implementation.
• Strong MATLAB / Simulink experience (near-mandatory requirement).
• SystemVerilog and RTL design experience for complex FPGA-based systems.
• Experience developing FPGA IP and architectures for 4G/5G Radio Units.
• Knowledge of AXI and Ethernet protocols; highly valued by the hiring manager.
• Experience with FPGA development tools including Altera Quartus and MATLAB/Simulink.
• Exposure to model-based design methodologies and FPGA implementation workflows.
• Understanding of wireless communications, 4G/5G radio architecture, O-RAN, LTE, eCPRI, CPRI, and PTP protocols is desirable but not mandatory.
• Experience optimizing FPGA resource utilization, timing closure, and high-performance datapath processing.
• Knowledge of high-speed interfaces such as Ethernet, PCIe, JESD204B/C, AXI, and SERDES technologies.
• Experience with FPGA verification, simulation, validation, UVM, and hardware/software integration.
• Candidates with 1–5 years of experience are encouraged if they possess strong FPGA + DSP fundamentals and high learning potential.
• Manager values adaptability, coachability, learning agility, and openness toward AI-assisted FPGA design methodologies.
• Must be willing to work onsite a minimum of 3 days per week in the Ottawa area; commuting candidates are acceptable.

,